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ABSTRACT
The development of smart Si sensors which combine active circuitry and sensor on the same
chip, has drawn attention in terms ofminiaturisation and cost-effectiveness of microsensors. Interest in
micromachining of Si to fabricate membranes derives from the need for inexpensive and more vers
sensors. This paper reports the results on fabrication of Si membranes by anisotropic etching of Si in
EDP solution. Good quality membranes of 10 ~ thickness were fabricated. Infrared detector based on
thermopile structure was realised on 50 ~ thick Si membrane using poly silicon and At junctions.
Thermo-emf generated at 150 °c is nearly 8 m V.
I. INTRODUCTION
Micromachined sensors and actuators
operating in the fascinating interface between
electronics and physics is an attractive and
promising area of research in the frame work of
integrated circuit technology with its possibilities
and novelties. Silicon has shown itself to be the best
material for this technology because it shows many
pronounced physical effects which can be used for
sensing purposesl,2. Silicon micromachining is of
great importance for the development of
inexpensive, batch fabricated, high performance
sensors, which can easily be interfaced with
microprocessors. Batch-fabricated Si integrated
sensors are now replacing expensive discrete
sensors. Membranes are integral parts of many Si
integrated sensors, viz., temperature or pressure
sensors3,4. This paper reports some results of the
micromachining of Si and fabrication of a high
speed thermopile IR sensor on Si membrane.
2. MICROMACHINING OF SILICON &
F ABRICA TION OF SILICON
MEMBRANES
The following properties of Si have made
micromachining feasible:
(a) Silicon can be readily oxidised by exposing it to
steam or dry 02. It allows Si wafer to be masked
s~lectively during chemical etching.
(b) Single crystal Si is brittle and can be cleaved like
di(lmond, but it-is harder than most metals. It is
resistant to mechanical stresses, and the elastic
limit of Si is greater than that of steel.
(c) A single crystal Si can withstand repeated cycles
of compressive and tensile stresses.
(d) The crystal orientation of single crystal Si wafer
decides the rate of chemical etching in certain
etching solutions, which is important in creating
various structures.
The selective etching of Si can be carried out
by using both isotropic and anisotropic etchants.
Isotropic etchant under-etch large area in lateral
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< T1O. are etched at an intenDediate rate. Etched holes may
have only <111> and <100> facets. The Si wafers
are mostly used for anisotropic etching, such as
<100> wafers and <110> wafers. The orientation,
size and ~hape of the oxide opening on the wafer
surface also playa part in detenDining the type of
hole fonDed. for examples, if a square hole is
opened in an oxide layer on a < 100> wafer ,
treatment with anisotropic etchant can create an
upside down pyramid pit. Four sets of <111> planes
intersect t~e surface of a <100> wafer along the two
perpendicular < 110> directions that lie in the
surface plane. During anisotropic etching, the
exposed <100> surface plane is etched downwards
at a constant rate, giving the pit a flat bottom at the
end of the etch process. At the edges of hole, four
inward slanting <111> planes fonD the walls of the
pit. As etching continues, more of the <lli> planes
is exposed and the area of the flat bottom shrinks.
Eventually, the <111> planes meet at a point and
the flat bottom is gone. The etching then stops
because no readily attacked planes are exposed.
Figure 1 shows the schematic of etching profile on
Si wafer. The size of the oxide pattern detenDines
not only the area of the pit on the wafer surface but
also the depth of the pit. The longer the square
oxide opening, the deeper the point at which the
<111> side walls of the pit inter~ect. If the oxide
opening is large enough, the <111> planes do not
intersect within the wafer. The etched pit, therefore,
extends all the way through the wafer, creating a
small square opening on the bottom surface. It is,
therefore, evident that shape and size of the oxide
opening can decide the structure of etched pit. In
this way V-groove, trench, pyramid, membrane,
cantilever, etc. can be easily formed by
micromachining of Si.
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Figure I. Schematic of anisotropic ~tch-profile on silicon wafer
directions than the area defined by mask opening.
On the other hand, anisotropic etchant, which is
also known as o-rientat!on-depel\dent or
crystallographic etchant, etches the Si surface at
different rates in different directions in the crystal
lattice. They can form well-defined shapes with
sharp edges and corners5. The two most widely used
anisotropic etchant are EDP and KOH. EDP etchant
is a mixture of ethylenediamine (EN), pyrocatechol
and H2O 6. Potassium hydroxide etchant exh.ibits a
much higher (110) to (111) etch rate ratios than
EDP. A disadvantage of KOH is that Si02 is etched
at a rate which preclude use of SiO2 as mask in
many applications. In structures requiring long
etchant times, Si3N4 is the preferred masking
material for KOH. The etch-stop technique used for
KOH etchant poses another difficulty. The
electrochemically-contro))ed etch-stop technique
used in this type of etchant, requires a complex
setup with PI electrodes and a vacuum holder for
the wafer .
EDP etchant has main advantage that it is
highly selective over materials like Si02, Si3N4, Cr
and Au. Also etch-stop technique used in case of
EDP is very simple. These two reasons are
sufficient to make use ofEDP a popular choice. The
anisotropic etch rate of EDP solution depends on
the temperature, compositio~ of the etchant and the
density of atomic bonds on an exposed Si plane. The
exposed <111> planes are etched slowly, <110>
planes are us~ally etched rapidly and <100> planes
A simpler way to achieve a thin membrane
would have been to etch a wafer for a period just
short ofwhat it would take to etch through it. But it
is difficult to make membrane of uniform thickness
by this method, because the thickness of the
membrane is determined by that of the wafer, and
the wafer thickness varies typically by 10 JIm or
more both across a single wafer and from one wafer
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Figure 2. Experimental setup for silic(
to another. Membranes of more precisely defined
thickness and shape can be created by a technique
that exploits another property of anisot~opic
etchant. The rate at which the solution etches a
wafer depends also on the extent to which the Si is
doped with impurity atoms7. For examples, the
anisotropic etch ant like EDP etches heavily
boron-doped Si at a much slower rate than lightly
boron-doped Si. Therefore to control the membrane
thickness, a precisely defined junction depth of
boron could be created by the standard process of
pre-deposition and drive-in diffusions. The
thickness of the heavily boron-doped layer will be
the thicknes$ of the membrane.
The first step ofreaction in the EDP solution is
the ionisation step, where EN combines with H2O
to give free (OH)- radical. Therefore, it is evident
that H2O is the part of the reaction and is not a
diluting agent. Pyrocatechol is a complexing agent
which forms complexes with the reaction
products on the Si surface. The complex
pyrocatecholate is soluble in EN. Oxidation-
reduction reaction follows after ionisation reaction
step.
425
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3. MEMBRANE ETCHING PROCESS
The first step in creating a membrane is to grow
a thick and defect-free pure Si02 by thermal
oxidation. The thermal oxide layer is used to protect
the backside of Si wafer during boron diffusion in
the front side for creating a p-stop layer. The boron
concentration required to create a p-stop layer
should be 1019.:1020 atoms/cc. The thickness of the
membfane is decided by boron diffusion depth.
Boron was diffused in Si from a solid source
BN-IIOO. The pre-deposition diffusion was done at
1100 °C for 30min. followed by drive:-in diffusion
at 1175 °C for 10-150-20 min. in dry-wet-dry O2
atmosphere. The diffusion parameters were decided
from the process simulation results using SUPREM
to have concentration nearly 1020 atomslcc. After
etch-stop boron diffusion, windows for membrane
were opened by photolithography. During Si etch,
Si02 acts as mask whose etch rate in EDP solution is
about 20 nm/hr co~pared to 30-50 Jlm/hr for Si.
The quality of mask oxide plays a very important
role in Si etching process. The purity of O2 used in
oxidation, porosity. in Si02, oxide thickness and
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Figure 3. Etch rate or silicon as a .function or temperature for
two compositions or EDP etching solution.
Figure 5. Photomicrograph of silicon membrane fabricated by
anisotropic EDP etching.
Figure 4. Photomicrograph of etch pits formed on SiO2 surface
when etching done at a higher temperature.
temperature. The temperature of the EDP etchant
was. maintained at 100 °C during etching and the
etch rate was 35 ~m/hr. The temperature
dependence of etch rate of Si in EDP solution for
two different composition is shown in Fig. 3. The
etch rate was determined by measuring the step
profile using Taylor-Hobson laser ,profiler. The
results indicate that the etch rate is faster, and the
selectivity of Si etching decreases when the etching
is carried out at a temperature more than 125 °C. Pin
holes and etch pits were found on oxide surfAce
when etching was done at a higher temperature.
Photomicrograph of Fig. 4. shows such types of
square etch pit. Black squared regions in Fig. 4 are
the etch pits. The temperature range of 100-125 °C
was found suitable for the membrane etching using
EDP, especially when the substrate is required to be
processed further. After the etching was completed,
the wafer was thoroughly cleaned in Dl water and
temperature of EDP solution contribute to the
successful etching of Si-membranes4.8.
The EDP etching solution was prepared using
49.6 mole per cent H2O (112 cc), 46.4 mole per cent
EN (387 cc) and 4 mole per cent pyrocatechol
(55 g). The mixture was stir~ed well in a beaker to
dissolve pyrocatechol and then poured into a special
etching tank which had an inlet f-or N2 gas flow and
an outlet for condensation. The membrane etching
arrangement is shown in Fig. 2. Ethylenediamine is
highly toxic and corrosive chemical, and readily
gets oxidised. So, a stream of N2 was bubbled
through the etching solution to prevent oxidation of
the amine and to provide agitation of the sample. A
H2O cooling system was provided to avoid the
evaporation of volatile substrates at high
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dried under laminar flow. The photomicrograph of
the Si membrane fabricated by EDP etching is
shown in Figs 5(a)-(b). In Fig. 5(a), illuminated
region is the membrane formed after Si etching,
whereas black region is the substrate. Illuminated
and focussed membrane is shown in Fig.5 (b).
Substrate surface is out of focus and is seen black
here.
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4. DESIGN & FABRICATION OF
INFRARED DETECTOR
A large spectrum of emitted radiation from a
hot body lies in the IR region. The relation between
the body temperature and frequency spectrum of
emitted radiation can be. used to find the
temperature of the body. Two fundamental IR
detectors available today are thermal detectors and
photon detectors. The two-step transduction
process of thermal detector is considerably slower
than the single-step process associated with photon
devices. However, in applications where high speed
is not of primary importance, the thermal detectors
have a number of advantages, including a broad
spectral response, low cost, ease of operation and
insensitivity to ambient temperature. A~ong
thermal detectors, two of the most common
detectors are thermopile and pyroelectric devices.
Thermopile detectors require no bias voltage and
are used over a wider temperature range and easily
interfaced with monolithic circuitry .When a
number of thermocouples are joined in series to
amplify the output voltage, they are called
thermopile detectors. The advantage of
thermocouple is that it comes to thermal
equilibrium quite rapidly in the system because of
its small mass9,\O. The thermopile detectors make
use of Seebeck effect which arises from the fact that
the density of charge carriers (electron in metal)
differs from one conductor to another and depends
upon the temperature. The basic Si thermopile IR
detector structure is shown in Fig. 6. It consists of a
series of thermocouples whose hot junctions are
supported by a thin Si membrane (window) and
whose cold junctions are on the thick chip rim.
Since the boron-doped p+ menibrane is a good
electrical conductor, the couples must be insulated
0PE1Ri ~ OF SEPERATK*
Figure 6. Basic silicon thermopile IR detector structure
from the membrane. Chemicalvapour deposition
(CVD) grown SiO2 is used as a insulated layer. The
metal A and B constitute the thermocouple. In our
Istudy, doped-poly Si and A/ are used as metal A
and metal B, respectively. The membrane area is
generally coated with a thin layer of an absorbing
material, such as bismuth black. so that energy
incident on the chip is absorbed efficiently over a
broad spectral range from visible to far infrared.
The thermal conductivity of the Si membrane is a
relatively strong function of doping concer.tration.
It is evident that the Si membrane has the lowest
thermal resistance and cannot be easily loaded with
any other material. For a temperature difference.
~ T between the hot and cold junctions. a voltage
will be de¥eloped across the thermopile which is
equal to
V=NasAT (I)
where as is the Seebeck coefficien~ .of the two
materials and N is the total number of couples. In
addition to the d.c. response, it is useful to compute
the transient rt.sponse of the device. The time
constant of a thermopile radiation detector is
defined as
or = Rlh. Clh (2)
where C'h is the thermal capacitance of the window
and R,h is the thermal resistance between the
appropriate tap point in the resistor string and the
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Figure 8. Plot of peak emf vs hot-probe temperature of
thermopile structure.
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Figure 7. Photomicrograph of a fabricated thermopile IR
detector.
The neutralised Ar ion beam bombards on the Si
target ahd the sputtered material is deposited on the
substrate. The energy and current density of the
Ar ion beam were typically 1000 eV and 7 mNcm2,
respectively. The temperature of the substrate was
kept at 150 °C during deposition and the deposition
rate was 100-120 A/min. The as-deposited
polysilicon film was lithographically patterned and
annealed at 1000 °C for 30 min in N2/1 0 per cent H2
ambient. Aluminium film was deposited on the
patterned polysilicon film and subsequently
patterned to get the detector structure. The
membranes were then formed by anisotropic EDP
etching of Si from the backside of the substrate to
support the hot junction of the thennocouple. The
thermopile is protected from EDP by covering the
patten:t with speci~1 wax which has high melting
point (> lOO °C). The membrane etching process is
discussed in Section II.
rim. A figure of merit for a thermocouple material is
defined as
z = (a2cr)/ k (3)
where a is thennoelectric power, 0" is electrical
conductivity and k is thermal conductivity. The
materials for thennopile are selected such that they
can be deposited and patterned easily on Si and
Si02, have good adhesion on SiO2, have h.igher
figure of merit and low time constant. Polysilicon
and A/ are chosen for our work on microsensor
because (i) they are compatible to each other as far
as adhesion and thenno-emf are concerned, (ii) they
are easily deposited and patterned, (iii) they
produce thenno-emf in the millivolt range, and (iv)
they have moderate responsivity and speed.
Initially p+ etch-stop layer is fabricated by
diffusion of boron from the polished front side of
the wafer. The temperature and time for the
pre-deposition (source: BN-IIOO) and drive-in
diffusion are 1100 °C (30 min) and 1175 °C
(150 min), respectively. The diffusion sheet
resistance was found to be 2-3 .Q/O. During drive-in
diffusion in O2, insulating SiO2 layer is grown.
Polysilicon and A/ films were then deposited and
patterned sequentially to fabricate the detector
~structure. Polysilicon film was deposited by ion
beam sputtering techniquell. Oxidised Si wafers
were loaded into the dual ion beam deposition
system and the chamber was evacuated to 10-6 Torr .
The diaphragm is realised by etching through
the backside of the wafer after the patterns are
formed on the front side. The window regions at
backside are aligned with reference to the front side
pattern by mask alignment using IR source and
video display of the pattern using CCD camera. A
special mask alignment test zig was made for this
purpose. After membrane etching, wax was
removed and the wafers were cleaned thoroughly.
The photomicrograph of a fabricated thermopile IR
detector is shown in Fig. 7. The number of
thermocouple elements connected in series were 19
428
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using a series of thermocouples on the Si membrane
is used in rapid thermal processors in various
industries. Membranes are commonly used in
pressure sensors.
and the total resistance of the thermopile structure
was measured as 134 k.0.. The thickness of
polysilicon and Al lines were measured by
Taylor-Hobson surface profiler and the values were
0.96 I.1m, and 0.77 I.1m respectively4.
A preliminary testing of the thermopile
fabricated on Si wafer has been carried out to
measure the thermo-emf generated by the device.
The wafer containing the sensors was placed on the
chuck of a probing station and the bondpods of the
thermopile were probed. The probes were
connected to the input of a sensitive d.c.
microvoltmeter. A pointed hot metal probe attached
with the hot tip of a soldering iron was brought
close to the hot junction of the thermopile and
touched with the device surface. Instantaneous
change of the thermopile output voltage ,,,as
reco.rded in the d.c. microvoltmeter at regular
intervals of time. The output voltage first increased
rapidly, .reached a maximum value and then
decreased slowly because of falling temperature
difference between the junctions due to the gradual
conduction of heat from hot to cold junction. The
observations were repeated for different hot-probe
temperatures. The temperature of the hot-probe was
found by attaching a chromel-alumel thermocouple
at the hot region of the membrane. The method of
testing was not much accurate and the temperature
measurement accuracy was within 5-10 per cent.
The plot of peak emfwith hot-probe temperature is
shown in Fig. 8. The value of thermopile voltage
was about 15 1.1 V / °C above room temperature. The
heat loss of hot-probe due to radiation into
atmosphere and absorption by test surface, etc. were
not taken into account. An accurate measurement
setup for testing the thermopile is being developed
for transient measurements and accurate
measurement of thermo-emf.
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